Programmes After Market Services NPC-1 Series Transceivers

# System Module

# **Table of Contents**

	Page No
System Module	
Abbreviations	
Transceiver NPC-1	
Introduction	8
Operational Modes	9
Environmental Specifications	
Normal and extreme voltages	
Temperature Conditions	
Engine Module	
Baseband Module	
UEM	
Introduction to UEM	
Regulators	
RF Interface	
Charging Control	
Digital Interface	
Audio Codec	
UI Drivers	
IR interface	
AD Converters	
UPP	
Introduction	
Blocks	
Flash Memory	
Introduction	
User Interface Hardware	
LCD	
Introduction	
Interface	
Keyboard	
Introduction	
Power Key	
Keys	
Lights	16
Introduction	
Interfaces	17
Technical Information	17
Vibra	17
Introduction	
Interfaces	
Audio HW	
Earpiece	
Introduction	
Microphone	
Introduction	
Buzzer	
Introduction	

Phone Battery18Introduction18Interface18Battery Connector19Accessories Interface20System connector20Introduction20Introduction20Introduction20Introduction20Introduction21PPH-1 Handsfree21Introduction21Introduction21Introduction21Introduction22Introduction22Introduction22Introduction22Interface22Introduction22Interface22Introduction22Interface23Technical Information22Interface23Production23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25BARP25Buttery Connector Lines25Buttery Connector Lines25Buttery Connector Lines26BB Internal Connections26BB Interface Connections26BB Interface Connections26BB Interface Signals33MEMORY Block Interfaces36IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37<	Battery	18
Interface18Battery Connector19Accessories Interface20System connector20Introduction20Interface20Technical Information21Introduction21Introduction21Interface22Ik module22Interface22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Introduction23Forduction Test Pattern23Other Test Points23EMC24General24BD Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25Buzzer25Buzzer25Buttery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB Internal Connections26BB Internal Connections26BB Internal Connections26BB Internal Connections26BB Internal Connections26BB Internal Connections26 <td>Phone Battery</td> <td>.18</td>	Phone Battery	.18
Battery Connector19Accessories Interface20System connector20Introduction20Introduction21PH-1 flandsfree21Introduction21Introduction21Introduction21Introduction22Introduction22Introduction22Introduction22Introduction22Introduction22Interface22Technical Information22Charger IF22Interface23Test Interface23Other Test Points23Other Test Pattern23Other Test Points24BB Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25Buzzer25Buzzer25Buzzer25Buzzer25Buzzer25Buzzer25Buzzer25MBUS and FBUS25Transceiver Interface26BB Internal Connections26BB Internal Connections26BB Interface Connections26BB Interface26BB Interface26BB Interface26BB Interface26BB Interface26BB Interface26BB Interface26BB Interface26BB Interface26 <t< td=""><td>Introduction</td><td>18</td></t<>	Introduction	18
Accessories Interface20System connector20Introduction20Interface.20Technical Information21PPH-1 Handsfree21Interface.22IR module22Interface.22Interface.22Interface.22Interface.22Interface.22Interface.22Interface.22Interface.22Interface.22Introduction22Interface.22Introduction22Interface.23Charger IF22Interface.23Other Test Pattern23Other Test Points23EMC24General24C-Cover24VB24C-Cover24VB25Buzzer.25Buzzer.25Buzzer.25Buzzer.25Buzzer.25Buzzer.25Buzzer.25Battery Connector Lines.25Battery Connector Lines.25Battery Connector Lines.26BB Internal Connections26BB Interfaces36<	Interface	18
System connector20Introduction20Interface20Technical Information21PPH-1 Handsfree21Introduction21Interface22IR module22Interface22Interface22Interface22Interface22Interface22Interface22Interface22Interface22Interface22Introduction22Interface23Other Fest Points23Other Test Points23EMC24General24BB Component and Control IO Line Protection24C-Cover24PWB24LCD25Buzzer25<	Battery Connector	.19
Introduction20Interface20Technical Information21IPH-1 Handsfree21Introduction21Interface22IR module22Introduction22Introduction22Interface22Charger IF22Introduction22Interface23Test Interface23Production Test Pattern23Other Test Points23EMC24BB Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25Battery Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB Internal Connections26BB Internal Connections26BB Internal Connections26BB Internal Connections28UEM Block Signal Description28UPP Block Signal Sciption28UPP Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Accessories Interface	20
Interface20Technical Information21PPH-1 Handsfree21Introduction21Introduction21Interface22IR module22Introduction22Interface22Interface22Interface22Interface22Interface22Introduction22Interface22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25Buzzer25System Connector Lines25Butery Connector Lines25Battery Connector Lines25Bustery Connector Lines25Buternal Connector Lines26BB - RF Interface Connections26BB Internal Connections28UPP Block signal Description28UPP Block signal Lescription28UPP Block signal So37	System connector	.20
Technical Information21PPH-1 Handsfree21Introduction21Introduction21Interface22Introduction22Interface22Interface22Charger IF22Interface23Test Interfaces23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25Butzer25System Connector Lines25Battery Connector Lines25Battery Connector Lines25Battery Connector Lines25Battery Connector Lines26BB - RF Interface Connections28UPP Block signal Description28UPP Block signal Securition28UPP Block signal Securition28IR Dock Interfaces36IR Block Interfaces37	Introduction	20
PPH-1 Handsfree21Introduction21Interface22IR module22Introduction22Introduction22Charger IF22Charger IF22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Veyboard lines24C-Cover24PWB24LCD25Microphone25Buzzer25Buzzer25Buzzer25Butery Connector Lines25System Connector Lines25System Connector Lines25Battery Connector Lines25Battery Connector Lines25Battery Connector Lines26BB - RF Interfaces26BB Internal Connections28UPP Block Signal Description28UPP Block Signal Description28UPP Block Signal Description28UPP Block Interfaces37	Interface	20
Introduction21Interface22IR module22Introduction22Introduction22Technical Information22Charger IF22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25Buzzer25Buzzer25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB Internal Connections26BB Internal Connections28UPP Block signal Description28UPP Block signal Description28UPP Block Interfaces37	Technical Information	21
Interface22IR module22Introduction22Interface22Technical Information22Charger IF22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24VB24VB24DCD25Microphone25EARP25Buzzer25Buzzer25System Connector Lines25Battery Connector Lines25BB - RF Interface Connections26BB Internface Connections26BB Interface Connections26BB Interface Connections28UPP Block signal Description28UPP Block signal Description28IR Block Interfaces37	PPH-1 Handsfree	.21
IR module22Introduction22Interface22Technical Information22Charger IF22Introduction22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24LCD25Microphone25BARP25Microphone25Buzzer25IRDA25System Connector Lines25BBL Sand FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UEM Block Signal Description28IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Introduction	21
Introduction22Interface22Technical Information22Charger IF22Introduction22Introduction22Interface23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24CCover24PWB24LCD25Microphone25Batzer25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UEM Block Signal Description28IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Interface	22
Interface22Technical Information22Charger IF22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25Buzzer25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces36IR Block Interfaces37	IR module	.22
Technical Information22Charger IF22Introduction22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25Buzzer.25Buzzer.25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Introduction	22
Charger IF22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UPP Block Signal Description28UPP Block Signal Description28IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Interface	22
Charger IF22Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UPP Block Signal Description28UPP Block Signal Description28IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37	Technical Information	22
Introduction22Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
Interface23Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB Internal Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces36IR Block Interfaces37	e	
Test Interfaces23Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25Buzzer25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
Production Test Pattern23Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces36IR Block Interfaces36IR Block Interfaces37		
Other Test Points23EMC24General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25System Connector Lines25System Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
EMC24General24BB Component and Control IO Line Protection24BB Component and Control IO Line Protection24Keyboard lines.24C-Cover24PWB24LCD.25Microphone25EARP.25Buzzer.25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections26BB Internal Connections28UEM Block Signal Description.28UPP Block signals33MEMORY Block Interfaces.36IR Block Interfaces.36IR Block Interfaces.37		
General24BB Component and Control IO Line Protection24Keyboard lines24C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
BB Component and Control IO Line Protection24Keyboard lines.24C-Cover24PWB24LCD25Microphone25EARP.25Buzzer.25IRDA25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
Keyboard lines.24C-Cover24PWB24LCD25Microphone25EARP25Buzzer.25IRDA25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
C-Cover24PWB24LCD25Microphone25EARP25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37	±	
PWB24LCD25Microphone25EARP25Buzzer25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
LCD.25Microphone25EARP.25Buzzer.25IRDA25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description.28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
Microphone25EARP25Buzzer25Buzzer25IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
EARP.25Buzzer.25IRDA25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
Buzzer.25IRDA25System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description.28UPP Block signals.33MEMORY Block Interfaces.36IR Block Interfaces.37	<b>▲</b>	
IRDA25System Connector Lines25Battery Connector Lines25MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
System Connector Lines.25Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description.28UPP Block signals33MEMORY Block Interfaces.36IR Block Interfaces.37		-
Battery Connector Lines.25MBUS and FBUS.25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description.28UPP Block signals33MEMORY Block Interfaces.36IR Block Interfaces.37		
MBUS and FBUS25Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37	•	
Transceiver Interfaces26BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37	•	
BB - RF Interface Connections26BB Internal Connections28UEM Block Signal Description28UPP Block signals33MEMORY Block Interfaces36IR Block Interfaces37		
BB Internal Connections.28UEM Block Signal Description28UPP Block signals.33MEMORY Block Interfaces.36IR Block Interfaces.37		
UEM Block Signal Description.28UPP Block signals.33MEMORY Block Interfaces.36IR Block Interfaces.37		
UPP Block signals		
MEMORY Block Interfaces	<b>C I</b>	
IR Block Interfaces	•	
J		
Key/Display blocks		
Baseband External Connections		
	Duboouliu Lawinai Collinguiolis	-+0
Dascoand External Connections		

RF Module	
Requirements	42
Design	42
Software Compensations	42
Main Technical Characteristics	43
RF Frequency Plan	43
DC Characteristics	43
Power Distribution Diagram	43
Regulators	
Receiver	
AMPS/TDMA 800 MHz Front End	47
Frequency Synthesizers	48
Transmitter	
Common IF	
Cellular Band	49
Power Control	49
Antenna Circuit	50
RF Performance	50
Antenna	50

# List of Figures

		Page No
Fig 1	Interconnecting Diagram	8
Fig 2	System Block Diagram (simple)	11
-	Placement of keys	
	Battery Connection Diagram	
	BMC-2 Battery contacts (BMC-3, BLC-2 have same interface)	
Fig 6	System Connector	20
Fig 7	Accessory Detection / External Audio	21
Fig 8	4-wire, fully differential headset connector pin layout	22
Fig 9	Top View of Production Test Pattern	23
Fig 10	Test points Located Between UEM and UPP	24
Fig 11	RF Frequency Block Plan	43
-	Power distribution	

# Abbreviations

ACCH	Analog Control Channel
A/D	Analog to Digital conversion
AMPS	Advanced Mobile Phone System
ANSI	American National Standards Institute
ASIC	Application Specific Integrated Circuit
AVCH	Analog Voice Channel
BB	Base Band
CSD	Circuit Switched Data
CSP	Chipped Scale Package. The same as uBGA.
CTIA	Cellular Telecommunications Industry Association
D/A	Digital to Analog conversion
DCCH	Digital Control Channel
DSP	Digital Signal Processing
DTCH	Digital Traffic Channel
EDMS	Electronic Data Management System
EFR	Enhanced Full Rate (codec)
FCC	Federal Communications Commission
IR	Infrared
IrDA	Infrared Data Association
IrMC	Infrared Mobile Communications
IrOBEX	IrDA Object Exchange Protocol
IS	Interim Standard
ISA	Intelligent Software Architecture
LED	Light Emitting Diode
MCU	Micro Control Unit / Master Control Unit
MO/MT	Mobile Originated/Mobile Terminated (SMS)
OOR	Out Of Range (mode)
ΟΤΑ	Over The Air (+ service like Programming etc.)
PC	Personal Computer (PC Suite = PC program for phone memory function support)
PWB	Printed Wired Board
PWM	Pulse Width Modulation
RF	Radio Frequency
SAR	Specific Absorption Rate
SCF	Software Component Factory
SMD	Surface Mount Device
SMS	Short Message Service
SPR	Standard Product Requirement
TDD	Text Device for the Deaf

TDMA	Time Division Multiple Access. Here: US digital cellular system.
TIA	Telecommunications Industry Association
TTY	Teletype
UEM	Universal Energy Management, a Baseband ASIC.
UPP	Universal Phone Processor, a Baseband ASIC.
VCTCXO	Voltage Controlled temperature Compensated Crystal Oscillator
WAP	Wireless Application Protocol (Browser)

# Transceiver NPC-1

# Introduction

The NPC-1 is a single band transceiver unit designed for TDMA800 networks. The transceiver consists of the engine module (WS8) and the various assembly parts.

The transceiver has a full graphic display and the user interface is based on a jack style UI with two soft keys. An internal antenna is used in the phone, and there is no connection to an external antenna. The transceiver also has a low leakage tolerant earpiece and an omnidirectional microphone that provides excellent audio quality.

An integrated infrared (IR) link provides connection between two NPC-1 transceivers or between a transceiver and a PC (internal data), or a transceiver and a printer.




Figure 1: Interconnecting Diagram

#### **Operational Modes**

Below is a list of the phone's different operational modes:

- 1 Power Off mode
- 2 Normal Mode (include various Active and Idle states):
- Analog Modes (800 MHz only):
  - Analog Control Channel, ACCH
  - Analog Voice Channel, AVCH
- Digital Modes (800 MHz):
  - Control Channel, DCCH
  - Digital Voice Channel, S-DTCH
  - Digital Data Channel, D-DTCH
- 3 Sleep and OOR modes (both Analog and Digital)
- 4 Local mode
- 5 Test mode

## **Environmental Specifications**

#### Normal and extreme voltages

Voltage range:

- nominal battery voltage: 3.6 V
- maximum battery voltage: 5.0 V
- minimum battery voltage: 3.1 V

#### **Temperature Conditions**

Temperature range:

- ambient temperature: -30 + 60 ×C
- PWB temperature: -30 +85 ×C
- storage temperature range: -40 + 85 ×C


All of the EIA/TIA-136-270A requirements are not exactly specified over the temperature

range. For example, the RX sensitivity requirement is 3dB lower over the -30 - +60 °C range.

# **Engine Module**

# **Baseband Module**

The core part of the transceiver's baseband (figure 1) consists of 2 ASICs, the UEM and UPP, and flash memory. The following sections illustrate and explain these parts in detail.





# UEM

## Introduction to UEM

UEM is the Universal Energy Management IC for digital hand portable phones. In addition to energy management, it performs all the baseband's mixed-signal functions.

Most UEM pins have 2kV ESD protection, and those signals considered to be more easily exposed to ESD, have 8kV protection within the UEM. These kinds of signals are (1) all audio signals, (2) headset signals, (3) BSI, (4) Btemp, (5) Fbus and (6) Mbus signals.

#### Regulators

The UEM has six regulators for baseband power supplies and seven regulators for RF power supplies. The VR1 regulator has two outputs: (1) VR1a and (2) VR1b. In addition to these, there are two current generators - IPA1 and IPA2 - for biasing purposes.

A bypass capacitor (1uF) is required for each regulator output to ensure stability.

Reference voltages for regulators require external 1uF capacitors. Vref25RF is the reference voltage for the VR2 regulator, Vref25BB is the reference voltage for the VANA, VFLASH1, VFLASH2, VR1 regulators, Vref278 is the reference voltage for the VR3, VR4, VR5, VR6, VR7 regulators, and VrefRF01 is the reference voltage for the VIO, VCORE regulators and for the radio frequency (RF).

BB	RF	Current
VANA: 2.78Vtyp 80mAmax	VR1a:4.75V 10mAmax VR1b:4.75V	IPA1: 0-5mA
Vflash1: 2.78Vtyp 70mAmax		IPA2: 0-5mA
Vflash2: 2.78Vtyp 40mAmax	VR2:2.78V 100mAmax	
VSim: 1.8/3.0V 25mAmax	VR3:2.78V 20mA	
VIO: 1.8Vtyp 150mAmax	VR4: 2.78V 50mAmax	
Vcore: 1.0-1.8V 200mAmax	VR5: 2.78V 50mAmax	
	VR6: 2.78V 50mAmax	
	VR7: 2.78V 45mAmax	

#### Table 1: UEM Regulators

The **VANA** regulator supplies the baseband's (BB) internal and external analog circuitry. It is disabled in the *Sleep* mode.

The **Vflash1** regulator supplies the LCD, the IR-module and the digital parts of the UEM and Safari asic. It is enabled during startup and goes into the *low lq-mode* when in the *Sleep* mode.

The **VIO** regulator supplies both the external and internal logic circuitries. It is used by the LCD, flash, bluetooth and UPP. The regulator goes into the *low lq-mode* when in the *Sleep* mode.

The VCORE regulator supplies the DSP and the core part of the UPP. The voltage is programmable and the startup default is 1.5V. The regulator goes into the *low lq-mode* when in the *Sleep* mode.

The **VSIM** regulator supplies the SIM card. NOT USED IN NPC-1.

The **VR1** regulator uses two LDOs and a charge pump. The charge pump requires one external 1uF capacitor in the Vpump pin and a 220nF flying capacitor between the CCP and CCN pins. In practice, the 220nF flying capacitor is formed by 2 x 100nF capacitors that are parallel to each other. The VR1 regulator is used by the Safari RF ASIC.

The **VR2** regulator is used to supply the (1) external RF parts, (2) lower band up converter, (3) TX power detector module and (4) Safari. In light load situations, the VR2 regulator can be set to the *low lq-mode*.

The **VR3** regulator supplies the VCTCXO and Safari in the RF. It is always enabled when the UEM is active. When the UEM is in the *Sleep* mode, the VR3 is disabled.

The VR4 regulator supplies the RX frontends (LNA and RX mixers).

The **VR5** regulator supplies the lower band PA. In light load situations, the VR5 regulator can be set to the *low lq-mode*.

The **VR6** regulator supplies the higher band PA and TX amplifier. In light load situations, the VR6 regulator can be set to the *low lq-mode*.

The **VR7** regulator supplies the VCO and Safari. In light load situations, the VR7 regulator can be set to the *low lq-mode*.

The **IPA1** and **IPA2** are programmable current generators. A 27kW/1%/100ppm external resistor is used to improve the accuracy of the output current. The IPA1 is used by the lower PA band and IPA2 is used by the higher PA band.

#### **RF Interface**

The interface between the baseband and the RF section is also handled by the UEM. It provides A/D and D/A conversion of the in-phase and quadrature receive and transmit signal paths. It also provides A/D and D/A conversions of received and transmitted audio signals to and from the UI section. The UEM supplies the analog AFC signal to the RF section, according to the UPP DSP digital control.

#### **Charging Control**

The CHACON block of the UEM asics controls charging. The needed functions for the charging controls are the (1) pwm-controlled battery charging switch, (2) charger-monitoring circuitry, (3) battery voltage monitoring circuitry and (4) RTC supply circuitry for backup battery charging (Not used in NPC-1). In addition to these, external components are needed for EMC protection of the charger input to the baseband module.

#### **Digital Interface**

Data transmission between the UEM and the UPP is implemented using two serial connections, DBUS (programmable clock) for DSP and CBUS (1.0MHz GSM and 1.08MHz TDMA) for MCU. The UEM is a dual voltage circuit: the digital parts are run from 1.8V and the analog parts are run from 2.78V. The Vbat (3,6V) voltage regulators's input is also used.

## Audio Codec

The baseband supports two external microphone input areas and one external earphone output. The input can be taken from an internal microphone, a headset microphone or from an external microphone signal source through a headset connector. The output for the internal earpiece is a dual-ended type output, and the differential output is capable of driving 4Vpp to the earpiece with a 60 dB minimum signal as the total distortion ratio. The input and output signal source selection and gain control is performed inside the UEM Asic, according to the control messages from the UPP. A buzzer and an external vibra alert control signal are generated by the UEM with separate PWM outputs.

#### **UI Drivers**

There is a single output driver for the buzzer, vibra, display and keyboard leds and the IR in the side of the UEM. These generate PWM square wave for the various devices.

#### IR interface

The IR interface is designed and implemented into the UEM. The *low frequency* mode of the IR module covers speeds up to 115.2 kbit/s. The device (Vishay) transceivers integrate a sensitive receiver and a built-in power driver. The combination of a thin, long resistive and inductive wiring should be avoided. The input (Txd, SD/Mode) and the output Rxd should be directly coupled to the I/O circuit. The VBAT regulator supplies the power to transmit the led and serial resistor limits' current. Upon receiving infrared data to IR led, it goes straight to the UEM via the RXD line. The Vflash1 is the power supply for the IR module, except for transmission.The IR module has one control pin to control the shut down. The control lever shifter is used to change the proper voltage for shutdown to the IR module from the UPP.

## **AD Converters**

The UEM is equipped with a 11-channel analog to digital converter. Some AD converter channels (LS, KEYB1-2) are not used in NPC-1. The AD converters are calibrated in the production line.

# UPP

#### Introduction

NPC-1 uses the UPPv4M ASIC. The RAM size is 4M. The processor architecture consists of both the DSP and the MCU processors.

#### Blocks

The UPP is internally partitioned into two main parts: (1) the Brain and (2) the Body.

1 **The Processor and Memory System** (that is, the Processor cores, Mega-cells, internal memories, peripherals and external memory interface) is known as the **Brain**.

The Brain consists of the following blocks: (1) the DSP Subsystem (DSPSS), (2) the MCU Subsystem (MCUSS), (3) the emulation control EMUCtI, (4) the program/ data RAM PDRAM and (5) the Brain Peripherals–subsystem (BrainPer).

## 2 The NMP custom cellular logic functions are known as the Body.

The Body contains interfaces and functions needed for interfacing other baseband and RF parts. The body consists of, for example, the following sub-blocks: (1) MFI, (2) SCU, (3) CTSI, (4) RxModem, (5) AccIF, (6) UIF, (7) Coder, (8) BodyIF, (9) PUP.

# Flash Memory

#### Introduction

The NPC-1 transceiver uses a 32 Mbit flash as its external memory. The VIO regulator is used as a power supply for normal in-system operation. An accelerated program/erase operation can be obtained by supplying Vpp of 12 volt to the flash device.

The device has two read modes: *asynchronous* and *burst*. The Burst read mode is utilized in NPC-1, except for the start-up, when the asynchronous read mode is used for a short time.

# User Interface Hardware

# LCD

#### Introduction

NPC-1 uses a black & white GD46 84x48 full dot matrix graphical display. There are two suppliers for this LCD: Seiko Epson and Philips. The LCD module includes the LCD glass, the LCD COG-driver, an elastomer connector and a metal frame. The LCD module is included in the lightguide assembly module.

#### Interface

The LCD is controlled by the UI SW and the control signals are from the UPP asic. The VIO and Vflash1 regulators supply the LCD with power.

The LCD has an internal voltage booster and a booster capacitor is required between Vout and GND.

Pin 3 (Vss9) is the LCD driver's ground and Pin 9 (GND) is used to ground the metal frame.

## Keyboard

#### Introduction

The NPC-1 keyboard style follows the Nokia Jack style, without side keys for volume control. The PWR key is integrated so that it is part of the IR window and located on top of the phone. 0000

#### Figure 3: Placement of keys.

#### Power Key

All signals for the keyboard come from the UPP asic, except PWRONX line for the power key signal which is connected directly to the UEM. The pressing of the PWR key grounds the PWRONX line and the UEM generates an interrupt to UOO, which is then recognized as a PWR key press.

#### Keys

Other keys are detected so that when a key is pressed down, the metal dome connects one S-line and one R-line of the UPP to the GND and creates an interrupt for the SW. This kind of detection is also known as *metaldome detection*. The matrix of how lines are connected and which lines are used for different keys is described in the Table 1. The S-line SO and R-line R5 are not used at all.

Returns / Scans	S0	S1	S2	S3	S4
R0	NC	NC	Send	End	NC
R1	NC	Soft left	Up	Down	Soft right
R2	NC	1	4	7	*
R3	NC	2	5	8	0
R4	NC	3	6	9	#
R5	NC	NC	NC	NC	NC

**Table 2: Matrix of Key Detection Lines** 

where NC = Not Connected

## Lights

#### Introduction

NPC-1 has 10 LEDs for lighting purposes. Six of them are for the keyboard and four for the display. The LED type is Osram LGM470, green light emitting and SMD through hole mounted.

#### Interfaces

The display lights are controlled by a Dlight signal from the UEM. The Dlight output is the PWM signal, which is used to control the average current going through the LEDs. When the battery voltage changes, the new PWM value is written onto the PWM register. In this way, the brightness of the lights remains the same with all battery voltages within range. The frequency of the signal is fixed at 128Hz.

The keyboard lights are controlled by the Klight signal from the UEM. The Klight output is also a PWM signal and is used in the same way as Dlight.

#### **Technical Information**

Each LED requires a hole in the PWB, in which the body of the LED locates in hole and terminals are soldered on the component side of the module PWB. The LEDs have a white plastic body around the diode, and this directs the emitted light better to the UI-side. The current for the LCD lights is limited by the resistor between the Vbatt and LEDs. For the keyboard lights there are resistors in parallel.

#### Vibra

#### Introduction

The vibra is located on the D-cover and is connected by spring connectors on the bottom left-hand side of the engine. The vibra motor is supplied by Namiki.

#### Interfaces

The vibra is controlled by the PWM signal VIBRA from the UEM. With this signal, it is possible to control both the frequency and pulse width of the signal. The pulse width is used to control the current when the battery voltage changes. With the frequency control, it is possible to search for the optimum frequency to have silent and efficient vibrating.

Parameter	Requirement	Unit
Rated DC Voltage	1.3	V
Rated speed	9500 ±3000	rpm
Rated current	115 ±20	mA
Starting current	150 ±20	mA
Armature resistant	8.6	ohm
Rated DC voltage being able to use	1.2 to 1.7	V
Starting DC voltage	min. 1.2	V

#### Table 3: Electrical Parameters

# Audio HW

# Earpiece

## Introduction

The Philips Speaker System 13mm speaker capsule is used in NPC-1.

The speaker is a dynamic one. It is very sensitive and capable of producing relatively high sound pressure also at low frequencies. The speaker capsule and the mechanics around it together make the earpiece.

# Microphone

#### Introduction

The microphone is an electret microphone with an omnidirectional polar pattern. It consists of an electrically polarized membrane and a metal electrode which form a capacitor. Air pressure changes (for example, sound) moves the membrane, which causes voltage changes across the capacitor. Because the capacitance is typically 2 pF, a FET buffer is needed inside the microphone capsule for the signal generated by the capacitor. Because of the FET, the microphone needs a bias voltage.

The microphone manufacturers for the NPC-1 transceiver are Matsushita and Hosiden.

## Buzzer

#### Introduction

The operating principle of the buzzer is magnetic. The diaphragm of the buzzer is made of magnetic material and it is located in a magnetic field created by a permanent magnet. The winding is not attached to the diaphragm, as is the case with the speaker. The winding is located in the magnetic circuit so that it can alter the magnetic field of the permanent magnet, thus changing the magnetic force affecting the diaphragm. The buzzer's useful frequency range is approximately from 2 kHz to 5kHz.

The Buzzer manufacturer for the NPC-1 transceiver is Star.

# Battery

# **Phone Battery**

#### Introduction

The BMC-2 battery (Ni-MH 640mAh) is be used in the NPC-1 transceiver by default. It is also possible to use the BMC-3 (Ni-MH 900mAh) and BLC-2 (Li-ion 850mA) batteries.

#### Interface

The battery block contains NTC and BSI resistors for temperature measurement and battery identification. The BSI fixed resistor value indicates the chemistry and default capacity of a battery. The NTC-resistor measures the battery temperature. Temperature and capacity information is needed for charge control. These resistors are connected to BSI and BTEMP pins of the battery connector. The phone has pull-up resistors for these lines so that they can be read by A/D inputs in the phone (see the figure below). Serial resistors in the BSI and BTEMP lines are for ESD protection. Both lines also have spark caps to prevent ESD.






Figure 4: Battery Connection Diagram

The batteries have a specific red line, which indicates if the battery has been subjected to excess humidity. The batteries are delivered in the *protection* mode, which gives longer storage time. The voltage seen in the outer terminals is zero (or floating), and the battery is activated by connecting the charger. The battery has internal protection for overvoltage and overcurrent.





# **Battery Connector**

NPC-1 uses the spring type battery connector. This makes the phone easier to assemble

in production and the connection between the battery and the PWB is more reliable. The battery connector is manufactured by Molex.

#	Signal name	Connecte	ed from - to	Batt. I/O	Signal p A/Dlevels	Description/ Notes	
1	VBAT	(+) (batt.)	VBAT	I/O	Vbat	3.0-5.1V	Battery voltage
2	BSI	BSI (batt.)	UEM	Out	Ana		Battery size indicator
3	BTEMP	BTEMP (batt.)	UEM	Out	Ana	40mA/ Switch 400mA	Battery temperature indicator
4	GND	GND	GND	GND	Gns		Ground

# **Accessories Interface**


# System connector


## Introduction

NPC-1 uses accessories via a system connector.


#### Interface

The interface is supported by fully differential 4-wire (XMICN, XMICP, XEARN and XEARP) accessories. NPC-1 supports the HDC-5 headset, LPS-3 loopset and the PPH-1 car kit.





An accessory is detected by the HeadInt-line, which is connected to the XEARP inside the system connector. When an accessory is connected, it disconnects XEARP from HEADINT, and the UEM detects it and generates an interrupt (UEMINT) to the MCU. After that, the HOOKINT line is used to determine which accessory is connected. This is done by the voltage divider, which consists of the phone's internal pull-up and accessory-specific pull-down. The voltage generated by this divider is then read by the ad- converter of UEM. The HOOKINT- interrupt is generated by the button in the headset or by the accessory external audio input.



#### Figure 7: Accessory Detection / External Audio

#### **Technical Information**

ESD protection is made up by (1) spark caps, (2) a buried capacitor (Z152 and Z154-157) and (3) ±8kV inside the UEM. The RF and BB noises are prevented by inductors.

## **PPH-1 Handsfree**

#### Introduction


The PPH-1 handsfree device

- provides the charging and handsfree functionality
- has a built-in speaker
- and uses a phone microphone, but also has a connector for the HFM-8 optional external microphone (using HFM-8 mutes phone microphone)

#### Interface

A 4-wire interface is implemented with 2.5mm diameter round plug/jack which is otherwise like a so-called standard stereo plug, but the innermost contact is split into two.

Figure 8: 4-wire, fully differential headset connector pin layout



# IR module

#### Introduction

The IR module integrates a sensitive receiver and a built-in power driver complaint to the IrDA 1.2 standard. The IR module is located at the top of the engine side, next to the Power switch.

The IR module manufacturer for the NPC-1 transceiver is Vishay.

#### Interface

The Vflash1 regulator supplies the IR module, except for the transmit LED. The transmit LED is supplied by the VBAT regulator and the maximum current is limited by a serial resistor. The bypass capacitor is needed in the VBAT line for proper voltage. TXD and RXD lines are connected to the UEM and shutdown is controlled by the UPP (GENIO(10)) through a level-shifter V350.

#### **Technical Information**

The IR interface is located in the UEM. The IR link supports speeds from 9600 bit/s to 1.152 MBit/s, up to 1m.

# Charger IF

## Introduction

The charger connection is implemented through the system connector. The system connector supports charging with both plug chargers and desktop stand chargers.

There are three signals for charging. The charger GND pin is used for both desktop and plug chargers as well as for charger voltage. The PWM control line, which is needed for

3-wire chargers, is connected directly to the GND in the PWB module, so the NPC-1 engine does not provide any PWM control for chargers. Charging controlling is done inside the UEM by switching the UEM's internal charger switch on and off.


#### Interface


The fuse F100 protects the phone from too high currents, for example, when broken or pirate chargers are used. L100 protects the engine from RF noises, which may occur in the charging cable. V100 protects the UEM ASIC from reverse polarity charging voltage and from too high charging voltages. C106 is also used for ESD and EMC protection. Spark gaps right after the charger plug are used for ESD protection.

# Test Interfaces

## Production Test Pattern


The interface for NPC-1 production testing is a 5pin pad layout in the BB area (see the figure below). The production tester connects to these pads by using spring connectors. The interface includes the MBUS, FBUSRX, FBUSTX, VPP and GND signals. The pad size is 1.7mm. The same pads are used also for AS test equipment, such as the module jig and the service cable.





## **Other Test Points**

As BB asics and flash memory are CSP components, the visibility of BB signals is very poor. This makes the measuring of most of the BB signals impossible. In order to debug the BB, at least to some level, the most important signals can be accessed from the 0.6mm test points. The figure below shows the test points located between the UEM and the UPP. There is an opening in the baseband shield to provide access to these pads.



#### Figure 10: Test points Located Between UEM and UPP

# EMC

## General

The EMC performance of NPC-1's baseband is improved by using a shield to cover the main components of the BB, such as the UEM, UPP and Flash. The UEM has internal protection against a  $\pm$ 8kV ESD pulse. The BB-shield is soldered to the PWB and it also increases the rigidity of the PWB in the BB area, thus improving the phone's reliability. The shield also improves the thermal dissipation by spreading the heat more widely.

The BB and RF shield are connected together on the PWB and the protective metal deck underneath the battery is grounded to RF shield.

# **BB** Component and Control IO Line Protection

#### **Keyboard lines**

ESD protection for keyboard signals is implemented by using metaldome detection. Grounded keydomes are very effective for ESD protection and do not require additional components for ESD protection. The distance from the A-cover to the PWB is made longer using spikes in the key mat. The C-cover metallization also protects the keyboard lines.

#### C-Cover

The C-cover on the UI-side is metallized on the inner surface (partly) and is grounded to the GND module. All areas in which the plated C-cover touches the PWB surface are grounded and the solder masks are opened.

#### PWB

All edges are grounded on both sides of the PWB and the solder mask is opened in these areas. The aim is that any ESD pulse faces the ground area when entering the phone, for example, between the mechanics covers.

All holes in the PWB are grounded and plated through holes. The only exception is the LED holes, which cannot be grounded.

#### LCD

ESD protection for LCD is implemented by connecting the metal frame of the LCD into ground. The connection is only on one side, at the top of the LCD, which is not the best solution. The software takes care of the LCD's crashing in case of an ESD pulse.

#### Microphone

The microphone's metal cover is connected to the GND and there are spark gaps on the PWB. The microphone is an asymmetrical circuit, which makes it well protected against EMC.

#### EARP

The EARP is protected with C-cover metallization and with a plastic-fronted earpiece.

#### Buzzer

PWB openings with the C-cover metallization protect the buzzer from ESD.

#### IRDA

PWB openings with C-cover metallization protect IRDA lines from ESD.

#### System Connector Lines

	System Connector signals that have EMC protection								
Protection type	VIN	/IN XMIXP XMICN XEARP XEARN HEADINT MICP							
ferrite bead (600 /199MHz)		х	Х	Х	Х		х		
ferrite bead (420 /100MHz)	Х								
spark gaps		Х	Х	х	Х	Х	Х		
PWB capacitors		Х	Х	х	Х	Х	Х		
RC-circuit			Х	х	Х	Х	Х		
capacitor to ground	Х	х	Х	Х	Х				

#### Table 5: System Connector lines

#### Battery Connector Lines

BSI and BTEMP lines are protected by spark gaps and the RC-circuit (10k & 1n), in which the resistors are size 0603.

#### **MBUS and FBUS**

The opening in the protective metal deck, underneath the battery, is so small that ESD does not get into the MBUS and FBUS lines in the production test pattern.

# **Transceiver Interfaces**

The tables in the following sections illustrate the signals between the various transceiver blocks.

# **BB - RF Interface Connections**

All the signal descriptions and properties in the following tables are valid only for active signals, and the signals are not necessarily present all the time.

RIP	Signal name		ected n - to	BB I	/0	Signal Propert A/D Levels-Fre Timing resolut	eq./	Description / Notes	
RFICCNTRL(2:0)					Control	Bus from UPP to	o RF IC (S	AFARI)	
0	RFBUSCLK	UPP	RFIC	In	Dig	0/1.8V (0: <0.4V	9.72 MHz	RF Control serial bus bit clock	
1	RFBUSDA	UPP/ RFIC	RFIC UPP	I/O	Dig	1: >1.4V		Bi-directional RF Control serial bus data.	
2	RFBUSEN1X	UPP	RFIC	In	Dig			RFIC Chip Set X	
PUL (	2:0)			Power Up Reset from UEM to RF IC (SAFARI)					
0	PURX	UEM	RFIC	Out	Dig	0/1.8V	10us	Power Up Reset for RFIC	
								SLCLK & SLEEPX not used in RF	
GEN	GEN (28.0)				General I/= Bus connected to RF, see also separate collective GEN(28.0) table Control lines from UPP GENIOs to RF				
5	TXP1	RFIC, Lo- band mixer	UPP	Out	Dig	0/1.8V	10 us	Low Band Tx enabled	
6	TXP2	RFIC	UPP	Out	Dig	0/1.8V		High band Tx enabled	
RFCL	K (not BUS -> no	rip #)	I	System Clock from RF to BB, original source VCTCXO, buffered (and fre- quency shifted, WAM only) in RF IC (SAFARI)					
	RFCLK	VCTCX O -> RFIC	UPP	In	ANA	800mVpp typ (FET probed) Bias DC blocked at UPP input	19.44 MHz	System Clk from RF to BB	
	RFCIk GND	RF	UPP	In	Ana	0		System Clock slicer Ref GND, not separated from pwb GND layer	
SLOV	SLOWAD(6:0)				Slow Speed ADC Lines from RF block				
5	PDMID	RF Power detec- tion module	UEM	In	Ana	0/2.7V dig	0/VR2	Power detection module identifi- cation to slow ADC (ch 5, previ- ous VCTCXO Temp) signal to UEM	

Table 6: BB - RF Interface Signal Description

RIP	Signal name		ected 1 - to	BB I	/0	Signal Propert A/D Levels-Fre Timing resolut	eq./	Description / Notes	
6	PATEMP	RF Power detec- tion module	UEM	In	Ana	0.1-2.7V	-	Tx PA Temperature to UEM, NTC in Power Detection Module	
RFCO	NV(9:0)		RF-BI ages	RF-BB differential Analog Signals: Tx I&Q, Rx I&Q and reference volt- ages					
0	RXIP	RFIC	UEM	In	Ana	1.4Vpp max.		Differential positive/negative in-	
1	RXIN					diff. 0.5Vpp typ bias		phase Rx Signal	
2	RXQP					1.30V		Diff. positive/negative quadra-	
3	RXQN							ture phase Rx Signal	
4	TXIP	UEM	RFIC	Out	Ana	2.2Vpp max.		Differential positive/negative in-	
5	TXIN					diff. 0.6Vpp typ bias		phase Tx Signal	
6	ТХОР					1.30V		Diff. positive/negative quadra-	
7	TXQN							ture phase Tx Signal	
9	VREFRF01	UEM	RFIC	Out	Vref	1.35 V		RF IC Reference voltage from UEM	
RFAU	RFAUXCON(2:9)				B Analog	control Signals	s to/from l	JEM	
1	TXPWRDET	TXP Det.	UEM	In	Ana	0.1-2.4V	50 us	Tx PWR Detector Signal to UEM	
2	AFC	UEM	VCTCX O	Out	Ana	0.1-2.4V		Automatic Frequency Control for VCTCXO	
VRF (	Globals instead of	f Bus		Regulated RF Supply Voltages from UEM to RF. Current values are of the regulator specifications, not the measured values of RF					
	VR1 A	UEM	RFIC	Out	Vreg	4.75 V +- 3%	10mA max.	UEM, charge pump + linear reg- ulator output. Supply for UHF synth phase det	
	VR1 B	UEM	RFIC	Out	Vreg	4.75 V +- 3%	10mA max.	UEM, charge pump + linear reg- ulator output. Supply for Tx VHF VCO.	
	VR2	UEM	RFDiscr ./RFIC	Out	Vreg	2.78 V +- 3%	100 mA max.	UEM linear regulator. Supply voltage for Tx IQ filter and IQ to Tx IF mixer.	
	VR3	UEM	VCTCX O	Out	Vreg	2.78 V +- 3%	20mA max.	UEM linear regulator. Power sup- ply to VCTCXO + RFCLK Buffer in RF IC.	
	VR4	UEM	RFIC	Out	Vreg	2.78 V +- 3%	50mA max.	UEM linear regulator. Power sup- ply for LNA/RFIC Rx chain.	
	VR5	UEM	RFIC	Out	Vreg	2.78 V +- 3%	50mA max.	UEM linear regulator. Power sup- ply for RF low band PA driver section.	

Table 6: BB - RF Interface	Signal	Description
----------------------------	--------	-------------

RIP	Signal name		ected n - to	BB I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
	VR6	UEM	RFIC	Out	Vreg	2.78 V +- 3%	50mA max.	UEM linear regulator. Power sup- ply for RF high band PA driver section.
	VR7	UEM	RFIC, UHF VCO	Out	Vreg	2.78 V +- 3%	45mA	UEM linear regulator. Power sup- ply for RF Synthes.
	IPA1	UEM	RF PA	Out	lout	0-5 mA		Settable Bias current for RF PA L-Band
	IPA2	UEM	rf pa	Out	lout	0-5 mA		Settable Bias current for RF PA H-Band
	VFLASH1	UEM	RFIC	Out	lout	2.78V	12mA	UEM linear regulator common for BB. RFIC digital parts and F to BB digl. IF.
VBAT	VBATT, Global							
	VBATTRF	Batt Conn	RFPA	Out	Vbat t	35V	01A 2A peak	Raw Vbatt for RF PA

# **BB** Internal Connections

# UEM Block Signal Description

#### Table 7: UEM Block Signals to UPP

RIP	Signal name		iected n - to	UEM I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes		
RFCO	NVDA(5:0)*				1.8V digital interface between UPP and UEM. RF converter CLK. Rx and Tx I&Q data (bit stream signals).					
0	RFCONVCLK	UPP	UEM	In	Dig	0/1.8V	4.86 MHz/ Digi 3.24 MHz / Ana	RF Converter Clock		
1	RXID	UEM	UPP	Out				(PDM) RxI Data		
2	RXQD							(PDM) RxQ Data		
3	TXID	UPP	UEM	In				(PDM) TxI Data		
4	TXQD							(PDM) TxQ Data		
5	AUXDA	UPP	UEM	In				Auxiliary DAC Data		
RFCO	RFCONVCTRL(2:0)*				1.8V digital interface between UPP (DSP) and UEM. RF converter UEM RF IF bidirectional serial Control Bus, "DBUS".					

RIP	Signal name		iected n - to	UEN	<i>/</i> I I/O	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes	
0	DBUSCLK	UPP	UEM	In	Dig	0/1.8V	9.72MHz	Clock for Fast Control to UEM	
1	DBUSDA			In/ Out				Fast Control Data to/from UEM	
2	DBUSENX			In				Fast Control Data Load / Enable to UEM	
AUDUEMCTRL(3.0)*				1.8V digital interface between UPP (MCU) and UEM. Bidirectional Control Bus "CBUS"					
0	UEMINT	UEM	UPP	Out	Dig	0/1.8V		UEM Interrupt	
1	CBUSCLK	UPP	UEM	In			1.08MHz	Clock for control/Audio Con- vertors in UEM	
2	CBUSDA			In/ Out			1.08Mbit/ s	Control data	
3	CBUSENX			In				Control Data Load Signal	
AUDI	AUDIODATA(1:0)*					audio interface b BUSCLK	between UPP a	nd UEM audio codec. PDM data	
0	EARDATA	UPP	UEM	In	Dig	0/1.8V	1.08Mbit/ s	PDM Data for Downlink Audio, clocked by CBUSCLK	
1	MICDATA	UEM	UPP	Out				PDM Data forUplink Audio, clocked bu CBUSCLK	
PUSL	(2:0)*			Power-Up & Sleep Control lines					
0	PURX	UEM	UPP RFIC	Out	Dig	0/1.8V		Power Up Reset, 0 at reset	
1	SLEEPX	UPP	UEM	In				Power Save Functions, 0 at sleep	
2	SLEEPCLK	UEM	UPP	Out			32 KHz	32 KHz Sleep Clock	
IACC	IACCDIF(5:0)*			BB Internal 1.8V Digital Accessory Buses between UPP and 2.7V level shifter UEM					
0	IRTX	UPP	UEM	Out	Dig	0/1.8V	1.152	Infrared Transmit	
1	IRRX	UEM	UPP	In			Mbit/s max	Infrared Receive	
2	MBUSTX	UPP	UEM	In	Dig	0/1.8V	9k6 b/s	MBUS Transmit	
3	MBUSRX	UEM	UPP	Out			9k6 b/s < 7 Mb/s	MBUS Receive / FDL Clk	
4	FBUSTXI	UPP	UEM	In	Dig	0/1.8 V	<115kb/s	FBUS Transmit / FDL Tx	
5	FBUSRXI	UEM	UPP	Out			<1Mb/s <115kb/s <7Mb/s	FBUS Receive / FDL Rx	

Table 8: UEM Block Signals to BB and RF
---

RIP	Signal name		ected 1 - to	UEN	M 1/0	Signal Pro A/D Levels Timing res	-Freq./	Description / Notes		
SLOV	VAD(6:0)*			SLow Speed ADC Lines, UEM external						
0	BSI	BAT- TERY	UEM	In	Ana	0-2.7V		Battery Size Indicator/FDL init Battery Temperature		
1	BTEMP									
5	PDMid	RF PDMod	UEM	In	Ana	0-2.7V		Power detection module identi- fication to slow ADC (ch, previ-		
6	PATEMP	RF, PDMod NTC						ous VCTCXO Temp) signal to UEM.		
RFCC	)NV(9:0)*			RF - BB Analog Signals: Tx I&Q, Rx I&Q an				nd ref		
0	RXIP	RFIC	UEM	In	Ana	1.4Vpp max		Differential positive/negative		
1	RXIN	-				diff. 0.5Vpp typ		in-phase Rx Signal		
2	RXQP					bias 1.30V		Diff. positive/negative quadra-		
3	RXQN							ture phase Rx Signal		
4	TXIP	UEM	RFIC	Out	Ana	2.2Vpp max		Differential positive/negative		
5	TXIN					diff. 0.6VppTyp		in-phase Tx Signal		
6	ТХОР							Bias 1.30V		Differential positive/negative
7	TXQN							quadrature phase Tx Signal		
9	VREFRF01	UEM	RFIC	Out	Vref	1.35V		RF IC Reference voltage from UEM		
HP IN	ITERNAL AUDIO					·				
AUDI	0(4:0)		HP Inter	HP Internal analog ear & microphone IF between UEM and Mic/Ear circuitry						
0	EARP	UEM	Ear-	Out	Ana	1.25V	Audio	Differential signal to HP inter-		
1	EARN		piece					nal Earpiece. Load resistance 32 ohm.		
2	MIC1N	Mic	UEM	In	Ana	100mVpp	Audio	Differential signal from HP		
3	MIC1P					max diff.		internal MIC, 2mV nominal		
4	MICB1	Mic	UEM	Out	V bias	2.1V typ./ <600 uA	DC Bias	Bias voltage for internal MIC		
EXTE	RNAL AUDIO IN	TERFACE		•						
XAUDIO(9:0)*		External	Audio	IF betw	een UEM and X-	audio circuiti	у			
0	HEADINT	SysCon /HSet	UEM	In	Dig	0/2.7V		Input for Headset Connector HeadInt Switch		
1	HF	UEM	SysCon /HSet	Out	Ana	1.0Vpp bias 0.8V	Audio	External Earpiece Audio Signal Reference output for DC cou-		
2	HFCM	1			Ana	0.8 Vdc	1	pled external Earpiece		

RIP	Signal name		ected - to	UEN	<i>I</i> I/O	Signal Pro A/D Levels Timing res	s-Freq./	Description / Notes			
3	MICB2	UEM	SysCon /HSet	Out	V bias	2.1V typ/ 600 uA		Bias voltage for external MIC			
4	MIC2P MIC2N	SysCon /Head- set	UEM	In	Ana	200mVpp max diff	Audio	Differential signal from exter- nal MIC			
6	HOOKINT	Sys Con	UEM	In	Ana/ Dig	02.7V	DC	HS Button interrupt, External Audio Accessory Detect (EAD)			
CHA	rger interface	<u> </u>		I		I		1			
CHA	RGER lines, no bu	IS*									
	VCHARGIN	Charge r	UEM	In	Vchr	< 16 V <1.2 V	DC	Vch from Charger Connector, max. 20 V			
	GND				GND			GND from/to Charger connec- tor			
PWRONX *			Power O	Power On Signal, see also the UI/keyboard							
	PWRONX	UI	UEM	In	Dig	0/Vbatt		Power button			
	GND				GND			GND from/to Charger connec- tor			
RFAUXCONV(2:0)		RF-BB a	uxilliar	y analog	g signals						
0											
1	TXPWRDET	TXPow. Det. Mod.	UEM	In	Ana	0.1-2.7V		Tx PWR Detector Output to UEM			
2	AFC	UEM	VCTCX O	Out	Ana	0.1-2.4V	11bits	AFC control voltage to VCTCXO, default about 1.3V			
IRIF,	no bus no rips	1	UEM 2.7	7V signa	als to IR	Module					
	IRLEDC	UEM	IR	Out	Dig	0/2.7V	9k6 - 1Mbit/s	IR Tx signal to IR Module			
	IRRXN	IR	UEM	In	Dig	0/2.7V	9k6 - 1Mbit/s	IR Receiver signal from IR Mod- ule			
UIDRV lines, no bus		UEM dri	vers: si	nking ou	utputs to Buzzer,	Vibra, KLED,	, DLED				
	BUZZO	UEM	Buzzer	Out	Dig	350mA max. / Vbatt	1-5 kHz, PWM vol	Open collector sink switch out- put for Buzzer. Frequency con- trolled pitch, PWM for volume.			
	VIBRA	UEM	Vibra	Out	Dig	135mA max / Vbatt	64/128/ 256/512 Hz	Open collector sink switch/Fre- quency/ pwm output for buzzer			
	DLIGHT	UEM	UI	Out	Dig	100mA / Vbatt	Switch/ 100Hz pwm	Open drain switch/pwm output for display light			

RIP	Signal name		ected - to	UEN	/1 1/0	Signal Pro A/D Levels Timing res	-Freq./	Description / Notes		
	KLIGHT	UEM	UI	Out	Dig	100mA / Vbatt	Switch/ 100Hz pwm	Open drain switch/pwm output for key light		
ACCD	ACCDIF lines, no bus *			igital A	ccessory	Interface, only	to test patte	rn		
	MBUS	UEM	Test Pad 7	In/ Out	Dig	0/2.7 V	9k6bit/s	Mbus bidirectional asynchro- nous serial data bus/FDL clock, 0-8MHz depends on project		
	FBUSTXO	UEM	Test Pad 2	Out	Dig	0/2.7 V	9k6- 115kbit/s	Fbus asynchronous serial data output / FDL data out <1Mbit/s		
	FBUSRXO	Test Pad 3	UEM	In	Dig	0/2.7 V	9k6- 115kbit/s	Fbus asynchronous serial data input/FDL in, 0-8Mbit/s depends on project		
RTCB	ATT lines, no bus	*	Connect	or pads	for Rea	I Time Clock bac	k up battery			
	VBACK	UEM	RTC- BATT	In/ Out	Vsu pply	+2-3.3V		For back up battery Li 6.8x1.4 <u>2.3mAh@3.3V</u>		
	GND Global G		ND		/ Chrg	0				
VBB,	Globals instead	of Bus*	Regulate	ed BB S	d BB Supply Voltages					
	VANA	UEM		Out	Vreg	2.78V +-3%	80mA max.	Disable in sleep mode		
	VFLASH1	UEM		Out	Vreg	2.78V +-3%	70mA max	1.5mA max. in sleep mode. VFLASH1 is always enabled after power on.		
	VFLASH2	UEM		Out	Vreg	2.78V +-3%	40mA max.	VFLASH2 is disabled by default		
	VIO	UEM		Out	Vreg	1.8V +-4.5%	150mA max.	1.5mA max. in sleep mode. VIO is always enabled after power on.		
	VCORE	UEM		Out	Vreg	1.0-1.8V +-5%	200mA max.	200 uA max. in sleep mode		
	VBACK	UEM		In/ Out	Vreg	3.0 V		No external use, only for RTC battery charging/discharging.		

#### **UPP Block signals**

Table 9: UPP to UEM Interfaces	Table	9:	UPP	to	UEM	Interfaces
--------------------------------	-------	----	-----	----	-----	------------

RFCCONVDA(5:0)	See Table 8. UEM Block Signals to UPP / RFCCONVDA(5:0)
RFCONVCTRL(2:0)	See Table 8. UEM Block Signals to UPP / RFCONVCTRL(2:0)
AUDUEMCTRL(3:0)	See Table 8. UEM Block Signals to UPP / AUDUEMCTRL(3:0)
AUDIODATA(1:0)	See Table 8. UEM Block Signals to UPP / AUDIODATA(1:0)
ISIMIF(2:0)	See Table 8. UEM Block Signals to UPP / ISIMIF(2:0)
PUSL(2:0)	See Table 8. UEM Block Signals to UPP / PUSL(2:0)
IACCDIF(5:0)	See Table 8. UEM Block Signals to UPP / IACCDIF(5:0)

Table 10: UPP - RF Interfaces

RFICCNTRL(2:0)	See Table 7. BB - RF Interface Signal Description / RFICCNTRL(2:0)
GENIO(28:0)/rips 5 and 6	See Table 7. BB - RF Interface Signal Description / GENIO(28:0)
RFCLK & GND	See Table 7. BB - RF Interface Signal Description / RFCLK (not BUS)

#### Table 11: UPP Globals

RIP	Signal name	Connected from - to		I/O #		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
UPP (	UPP Globals, no bus, no rip			Power	r supplie	es and GND		
	VIO	UPP	UEM	In	Vreg	1.8V +- 4.5%	20mA max.	UPP I/O power supply
	VCORE	UPP	UEM	In	Vreg	1.0-1.8V +- 5%	100mA max.	UPP logics and processors' power supply, settable to reach the speed for various clock fre- quencies
	GND	UPP	VSSXX X			0		Global GND

#### Table 12: UPP to Memory Interfaces

MEMADDA(23:0)*	See Table 16. Memory Interface Signals / MEMADDA(23:0)*
MEMCONT(9:0)	See Table 16. Memory Interface Signals / MEMCONT(8:0)
GENIO(28:0)	See Table 16. Memory Interface Signals / GENIO(28:0)

#### Table 13: UPP GENIOs. Collected, although may be described also in other tables

RIP	Signal name	Connected from - to	UPP I/O	Signal Properties A/D Levels-Freq./ Timing resolution	Description / Notes
GEN	0(28:0)	General	I/O Pins. Bolded	d lines are only valid for one p	product

RIP	Signal name				<b>J J</b>		A/D Levels-Freq./		Description / Notes
2	Not Used	UPP		In/ Out	Dig	0-1.8 V	In / Pull Up		
3	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
4	LCDRstX	UPP	Dis- play	Out	Dig	0-1.8 V	Out / 0	Display reset	
5	TXP1	UPP	RF	Out	Dig	0-1.8 V	Out / 0	Tx Power Enable (low Band)	
6	TXP2	UPP	RF	Out	Dig	0-1.8 V	Out / 0	Tx Power Enable (High Band)	
7	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
8	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
9	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
10	IRModSD	UPP	IR Mod- ule	Out	Dig	0-1.8 V	In / Pull Down	IR Module Shut Down	
11	Bandset	UPP	RF / FMR	Out	Dig	0-1.8 V	In / Pull Up	Lo/Hi Band Selection (DAMPS) / Extended Band Selection (PDC)	
12	AData	UPP		In/ Out	Dig	0-1.8 V	In / Pull Down		
13	IR ModuleFIR	UPP	IR / RF	Out	Dig	0-1.8 V	In / Pull Up	Fast IR	
14	Not Used	UPP		In	Dig	0-1.8 V	In / Pull Down		
15	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
16	Not Used	UPP		In	Dig	0-1.8 V	In / Pull Up		
17	Not Used	UPP		In	Dig	0-1.8 V	In / Pull Up		
18	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down		
19	Not Used	UPP	lprf/ Rf	In/ Out	Dig	0-1.8 V	In / Pull Down	LPFR Data In / Accessory Buffer Enable / PAGain	
20	Not Used	UPP	LPRF	Out	Dig	0-1.8 V	Out / 0	LPRF Data Out	
21	Not Used	UPP	LPRF	Out	Dig	0-1.8 V	In / Pull Up	LPRF Sync / Accessory Mute	
22	Not Used	UPP	LPRF	Out	Dig	0-1.8 V	In / Pull Down	LPRF Interrupt/Accessory Power Up	
23	FLSWRPX	UPP	FLASH	Out	Dig	0-1.8 V	Out / 1	Write Protect, O-active when protected	

#### PAMS Technical Documentation

RIP	Signal name	Connected from - to		UPP I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
24	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Up	
25	Not Used	UPP		In/ Out	Dig	0-1.8 V	In / Pull Up	
26	Not Used	UPP		Out	Dig	0-1.8 V	In / Pull Down	
27	Not Used	UPP		In/ Out	Dig	0-1.8 V	In / Pull Up	
28	Not Used	UPP		Out	Dig	0-1.8 V	Out / 1	

Table 14: UPP to Key/Display Interfaces

RIP	Signal name		ected ı - to	UPP I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes	
KEYB	KEYB(10:0)*			Keybo	Keyboard matrix				
0	P00	UPP	KEY- BOARD	In	Dig	0-1.8 V		Keyboard Matrix Line SO. Not used.	
1	P01	UPP	KEY-	In	Dig	0-1.8 V		Keyboard Matrix Line S1	
2	P02		BOAR D					Keyboard Matrix Line S2	
3	P03							Keyboard Matrix Line S3	
4	P04							Keyboard Matrix Line S4	
5	P010	UPP	KEY-	In	Dig	0-1.8 V		Keyboard Matrix Line R0	
6	P011		BOAR D					Keyboard Matrix Line R1	
7	P012							Keyboard Matrix Line R2	
8	P013							Keyboard Matrix Line R3	
9	P014							Keyboard Matrix Line R4	
10	P015	UPP	KEY- BOARD	In	Dig	0-1.8 V		Keyboard Matrix Line R5. Not used.	
LCDU	I lines, no bus *		Display a	& UI Se	rial Inte	rface			
	LCDCamClk	UPP	DIS- PLAY	Out	Dig	0-1.8 V	4.86 MHz/ 2.43 MHz	Data clock for LCD serial bus, the speed may vary according to the display and direction requirements.	
	LCDCamTxDa			l/ Out	Dig		4.86 MHz/ 2.43 Mbit/s	Serial Data to/from LCD	
	LCDCSX			Out	Dig			LCD Chip Select	
	GENIO(4)			Out	Dig			LCD Reset, 0-active	

#### MEMORY Block Interfaces

RIP	Signal name		ected n - to	I/O		Signal Pro A/D Levels Timing res	s-Freq./	Description / Notes		
MEM	ADDA(23:0)*	External	External Memory Access / Data Bus							
0- 15	EXTADDA 0:15	Mem- ory	UPP	In/ Out	Dig	0/1.8V	25 / 150 ns	Burst Flash Address (0:15) & Data (0:15) Direct Mode Address (0:7)		
16- 23	EXTAD 16:23	Mem- ory	UPP	In	Dig	0/1.8V	25 / 150 ns	Burst Flash Address (16:23) Direct mode Data (8:15)		
MEM	CONT(9:0)		External	Memory	y Contro	I Bus				
0	ExtWrX	Memor y_WE	UPP	In	Dig	0-1.8V		Write Strobe		
1	ExtRdX	Memor y_OE	UPP	In				Read Strobe		
2										
3	(FIsBAAX) VPPCTRL	Mem- ory (VPP)	UPP	In				VPP = 1.8V, => VIO used inter- nally for VPP VPP = 5/12V, VPP used		
4	FIsPS	Mem- ory PS	UPP	In/ Out			25 ns	Burst Mode Flash Data Invert Direct Mode Address (17)		
5	FISAVDX	Memor y_AVD	UPP	In				Flash Addr Data Valid/ Latch Burst Addr Direct Mode Address (18)		
6	FIsCLK	Mem- nory CLK	UPP	In			50 MHz	Burst Mode Flash Clock Direct Mode Address (19)		
7	FIsCSX	Memor y_CE	UPP	In				Flash Chip Select		
8	FIsRDY	Mem- ory RDY	UPP	Out				Ready Signal for Flash		
9	FISRSTX	Memor y_RP	UPP	Out				Flash reset, 0 active (FLSRPX)		
GENI	0(28:0)		General	I/O Pin	used fo					
23	FLSWRPX	Memor y_WP	UPP	Out	Dig	0/1.8V	0	Write Protect, O-active pro- tected.		
Globa	Globals		Power su	upplies a	and pro	duction test pad	1			
	VIO	UEM	FLASH	In	PWR	1.8V		FLASH power supply		
	VPP	Prod TP 6	FLASH	In	Vpp	0/(1.8) /5/12V		FLASH programming/erasing voltage control. 5 or 12 exter- nal voltage for high speed pro- gramming		
	GND							Global GND		

# Table 15: Memory Interface Signals

## **IR Block Interfaces**

RIP	Signal name	Connected from - to		IR-Module I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes		
IRIF, I	no bus, no rips *			Modu	Module IR Interface					
	IRLEDC	UEM	IR	In	Dig	0/2.7V	9k6 - 1Mbit/s	IR Tx signal to IR Module		
	IRRXN	IR	UEM	Out	Dlg	0/2.7V	9k6 - 1Mbit/s	IR Receiver signal from IR Mod- ule		
GENI	GENIO(28:0)			Gene	ral I/O B	lus				
10	GENIO10	UPP	IR	In	Dig	0/1.8V		IR Module Shutdown, discrete inverting level shifter to 2.7V		
Globa	ls				•					
	VBAT	Bat- tery	IR	In	Vbat	3.6V	1 = 500mA peak @Tx	Transmitter IR LED power sup- ply from battery 3.6V nominal, 35.1V total range		
	VFLASH1	UEM	IR	In	Vreg	2.78V +- 3%	1=99uA max. @Rx	IR Receiver and Transmitter power supply		
	GND									

#### Table 16: IR Block Signal Description

## Audio Interfaces

#### Table 17: Internal Audio

RIP	Signal name		ected 1 - to		DIO ′O	Signal Pro A/D Levels Timing res	-Freq./	Description / Notes	
HP IN	ITERNAL AUDIO								
AUDIO(4:0)			HP Inter	nal mic	rophone	and earpiece IF	between UEN	A and Mic/Ear circuity	
0	EARP	UEM	Ear-	Out	Ana	1.25V	Audio	Differential signal to HP inter-	
1	EARN		piece					nal Earpiece. Load resistance 32 ohm.	
2	MIC1N	Mic	UEM	In	Ana	100mVpp	Audio, AC	Differential signal from HP	
3	MIC1P					max diff.	coupled to UEM	internal MIC	
4	MICB1	Mic	UEM	Out	V bias	2.1V typ./ <600 uA		Bias voltage for internal MIC	
Syste	m Connector		HP Inter	nal mic	rophone	F between Syst	em Connecto	or and Mic/ear circuitry	
	MIC+	Mic	Audio - UEM	In Out	Ana Bias	2mV nom 2V2kohm	Audio DC bias	Mic bias and audio signal. Microphone mounted into sys- tem connector	
	MIC			In	GND	0 (GND)		AGND coupled to GND at UEM	
Earpi	Earpiece Connector Pads		HP Internal IF between Earpiece and Mic/Ear circuitry						

## NOKIA

PAMS Technical Documentation

RIP	Signal name	Connected from - to		AUDIO I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
	"1"-EARP	EAR	Audio - UEM- EAR P/N	Out	Ana	1.25V	Diff DC coupled Audio	Differential audio signal to ear- piece 32 ohm

## Table 18: External Audio

RIP	Signal name		ected 1 - to	-	idio /o	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes			
EXTE	RNAL AUDIO INT	ERFACE									
XAUE	010(9:0)*		External Audio IF between UEM and X-audio circuitry								
0	HEADINT	SysCon /HSet	UEM	Out	Dig	0/2.7V		Output to UEM for Headset Connector "HeadInt" Switch			
1	HF	UEM	SysCon /HSet	In	Ana	1.0Vpp bias 0.8V	Audio	ExternalEarpiece Audio Signal Reference for DC coupled			
2	HFCM				Ana	0.8 Vdc		external Earpiece			
3	MICB2	UEM	SysCon /HSet	Out	V bias	2.1V tvp/ 600 uA		Bias voltage for external MIC			
4	MIC2P	SysCon	UEM	Out	Ana	200mVpp	Audio	Differential signal from exter-			
5	MIC2N	/Head- Set				max diff		nal MIC			
6	HOOKINT	Sys Con	UEM	Out	Ana/ Dig	02.7 V	DC	HS Button interrupt, External Audio Accessory Detect (EAD)			
7								Not used			
8								Not used			
9								Not used			
Syste	m Connector		HP Inter	nal mic	rophone	e IF between syst	em connecto	r and Mic/Ear circuitry			
	XMICP	HS/HF Mic	Audio - UEM	In Out	Ana Bias	2/60mV nom diff 2.1V bias 1kohm	Audio DC bias	Headset Mic bias and audio signal 2mV nominal. HF Mic signal 60mV nominal. Differen- tial symmetric input.			
	XMICN			In	Ana	2/60mV nom diff GND/1kohm	Audio	Accessory detection by bias loadind (EAD channel of slow ADC of UEM) Hook interrupt by heavy bias loading Mic - connecting to GND through lower part of split symmetric load resistor (2 x 1 kohm)			

# NOKIA

## PAMS Technical Documentation

RIP	Signal name		nnected om - to		DIO 'O	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
	XEARP	HS/HF	Audio	In	Ana	100 mV nom	Audio	Quasi differential DC-coupled
	XEARN	EAR/ Amp.	- UEM			diff		earpiece/HF amplifier signal to accessory. DC biased to 0.8V; XEARN a quiet reference although have signal when loaded due to internal series resistor.
	INT	Switch	Audio - UEM	In	Dig	0/2.7V		HS interrupt from system con- nector switch when plug inserted.

## Key/Display blocks

#### Table 19: KEY Block Interface Signal Description

RIP	Signal name	Connected from - to			EY /O	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes			
KEYB	KEYB(10:0)			Keyboard matrix, Roller key							
0	P00	Not used	UPP	Out	Dig	0/1.8V					
1	P01	Keyboard						Keyboard Matrix Line			
2	P02	Keyboard						Keyboard Matrix Line			
3	P03	Keyboard						Keyboard Matrix Line			
4	P04	Keyboard						Keyboard Matrix Line			
5	P10	Keyboard						Keyboard Matrix Line			
6	P11	Keyboard						Keyboard Matrix Line			
7	P12	Keyboard						Keyboard Matrix Line			
8	P13	Keyboard						Keyboard Matrix Line			
9	P14	Keyboard						Keyboard Matrix Line			
10	P15	Not Used									
PWR	PWR_KEY			Key, not	a memb	er of the key	board mat	rix			
	PWR_KEY	Power key	UEM	Out	Dig	0/Vbatt		Power key, not a member of the keyboard matrix			

## Table 20: Display block Signal Description

	RIP	Signal name				play 'O	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
ſ	LCDU	ll(2:0)		Display & UI Serial Interface					
ľ	0	LCDCAMCLK	UPP	Displ	In	Dig	0/1.8V	1 MHz	Clock to LCD

## PAMS Technical Documentation

RIP	Signal name	Connected from - to		Display I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
1	LCDCAMTXD	UPP	Displ	In/ Out	Dig	0/1.8V	1 MHz	Data to/from LCD
2	LCDCSX	UPP	Displ	In	Dig	0/1.8V		LCD Chip Select
GENI	GENIO(28:0) General			I/O Pin	6			
4	LCDRstX	UPP	Displ	Out	Dig	0/1.8V	Out / 0	Display Reset, O-active

## **Baseband External Connections**

#### Table 21: System Connector Interface

RIP	Signal name		ected i - to	Sys Conn I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes			
Syste	m Connector		HP Internal microphone IF between System Connector and Mic/Ear circuitry								
	XMICP	HS/HF Mic	Audio - UEM	In Out	Ana Bias	2/60mV nom diff 2V2koh m	Audio DC bias	Headset Mic bias and audio sig- nal 2mV nominal. Hf Mic signal 60mV nominal. Differential sym- metric output.			
	XMICN			In	Ana	2/60mV nom diff	Audio	Accessory detection by bias load- ind. Hook interrupt by heavy bias loading.			
	XEARP	HS/HF	Audio-	In	Ana	100mV	Audio	Quasi differential DC-coupled			
	XEARN	EAR/ Amp.	UEM			nom diff		earpiece/HF amplifier signal to accessory. DC biased to 0.8V; XEARN a quiet reference although have signal when loaded due to internal series resistor.			
	INT	Switch	Audio - UEM	In	Dig	0/2.7V		HS interrupt from system connec- tor switch when plug inserted			
CHAF	RGER INTERFACE			•			·				
CHAF	CHARGER lines, no bus *										
	VCHARIN	Charge r	UEM	In	Vchr	< 16V <1.2A	DC	Vch from Charger Connector, max 20V			
	GND				GND			GND from/to Charger connector			

#### Table 22: Battery Connector Interface

RIP	Signal name	Connected from - to		Batt Conn I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
	GND	Glo-	Batt -					Global GND
	VBAT	bally	Batt +		Vbat t	3.0-5.1V	DC	Battery Voltage

## PAMS Technical Documentation

RIP	Signal name	Connected from - to		Batt Conn I/O		Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
	BSI		UEM		Ana Ana	0-2.7V	Pull down res	Battery Size Indicator Resistor, 100 kohm pull up to 2.78V(VFLASH)
	BTEMP		UEM					Btemp NTC Resistor, 100 kohm pull up to 2.78V(VANA)

### **Test Pattern for Production Tests**

Table 23: Test Pattern Interface Signal Description

RIP	Signal name		Connected from - to		0) IL	Signal Properties A/D Levels-Freq./ Timing resolution		Description / Notes
2	FBUSTX / FDLTX	Test Point	UEM	Out	Dig	0/2.7V		Fbus asynchronous serial data output / FDL
3	FBUSRX / FDLRX	Test Point	UEM	In	Dig	0/2.7V		Fbus asynchronous serial data input / FDL RxData
6	VPP	Test Point	Mem- ory	Out	Ana	0/5/12V		External Flash Programming Voltage for Flash Memory
7	MBUS / FDL- CLK	Test Point	UEM	In/ Out	Dig	0/2.7V	9k6bit/s	Mbus bidirectional asynchro- nous serial data bus/FDL Clock
8	GND	Test Point	BB					Ground

# **RF Module**

## Requirements

The NPC-1 RF module supports the following systems:

- AMPS
- TDMA800

Hence, the minimum transceiver performance requirements are described in TIA/EIA-136-270. The NPC-1 RF must follow the requirements in the revision A. The EMC requirements are set by FCC 47CFR 15.107 (conducted emissions), 15.109 (radiated emissions, idle mode) and 22.917 (radiated emissions, call mode).

## Design

The RF design is centered around the SAFARI RF-IC. The SAFARI consists of receivers, transmitter IF parts and all PLL's. RF filtering, 2G LNA, power amplifiers, TX upconverter and TX power detection circuitry are left outside SAFARI.

The phone comprises of one single-sided 8 –layer PWB. A single multiwall RF shield is used and this sets the maximum component height to 2.0mm. An internal antenna is located on the top of the phone and there is room for a 4.0mm high ceramic duplexer under the antenna assembly.

## **Software Compensations**


The following software compensations are required:

- Power levels temperature compensation
- Power levels channel compensation
- Power level reduction due to low battery Voltage
- TX Power Up/Down Ramps
- PA's bias reference currents vs. power, temp and operation mode
- RX IQ DC offsets
- RSSI channel compensation
- RSSI temperature compensation

## Main Technical Characteristics

#### **RF Frequency Plan**

The NPC-1 frequency plan is shown in the figure below. A 19.44 MHz VCTCXO is used for UHF and VHF PLLs and as a baseband clock signal. All RF locals are generated in PLLs.



Due to the AMPS mode, simultaneous reception and transmission, TX and RX IF frequencies are exactly 45MHz apart from each other. RXIF is 135.54 MHz and TXIF 180.54MHz. The RXIF frequency is set so that it is not a multiple of either of VHF's comparison frequency (120k).

## **DC Characteristics**

#### Power Distribution Diagram

Note: The current values in the figure below are not absolute values and cannot be measured. These values represent maximum/typical currents drawn by the corresponding RF or SAFARI blocks in use, and are, therefore, dependent on the phone's operating mode and state.




Figure 12: Power distribution

## Regulators

The regulator circuit is the UEM and the specifications can be found in the table below:

Regulator name	Output voltage (V)	Regulator Max. cur- rent (mA)	RF total
VR1 a/b	4.75 ± 3%	10	4
VR2	2.78 ± 3%	100	100
VR3	2.78 ± 3%	20	2
VR4	2.78 ± 3%	50	23
VR5	2.78 ± 3%	50	5
VR6	2.78 ± 3%	50	5
VR7	2.78 ± 3%	45	40
IPA1, IPA2	2.7 max.	$\begin{array}{c} 1 \pm 10\% \\ 3 \pm 4\% \\ 3.5 \pm 4\% \\ 5 \pm 3\% \end{array}$	1.3 – 5.0
VREFRF01	1.35 ± 0.5%	0.12	0.05
VFLASH1	2.78 ± 3%	70	1

#### Table 24: Regulator specifications

## Receiver

The receiver shows a superheterodyne structure with zero 2nd IF. Most of the receiver functions are integrated in the RF ASIC. The only functions out of the chip are duplexers and SAW filters.

An active 1st downconverter sets naturally high gain requirements for preceding stages. Hence, losses in very selective frontend filters are minimized down to the limits set by filter technologies used and component sizes. LNA gain is set up to 16dB, which is close to the maximum available stable gain from a single stage amplifier. LNAs are not exactly noise matched in order to keep passband gain ripple in minimum. Filters have relative tight stopband requirements, which are not all set by the system requirements but the interference free operation in the field. In this receiver structure, linearity lies heavily on mixer design. The 2nd order distortion requirements of the mixer are set by the 'half IF' suppression. A fully balanced mixer topology is required. Additionally, the receiver 3rd order IIP tends to depend on active mixer IIP3 linearity due to pretty high LNA gain.

IF stages include a narrowband SAW filter on the 1st IF and a integrated lowpass filtering on zero IF. SAW filter guarantees 14dBc attenuation at alternating channels, which gives acceptable receiver IMD performance with only moderate VHF local phase noise performance. The local signal's partition to receiver selectivity and IMD depends then mainly on the spectral purity of the 1st local. Zero 2nd IF stages include most of receivers signal gain, AGC control range and channel filtering.

ITEM	NMP Requirement TDMA, AMPS 800	
RX frequency range, DAMPS 800	869.01 893.97	
LO frequency range	2009.1 2059.2	
1st IF frequency	135.54	
Channel NBW, RF	28.6	
IF 1 3dB roll off min. frequency (+-?f)	13	
2nd IF min. 3dB bandwidth	16 / IQ-branch	
Max total group delay at 3dB bandwidth		
C/N for sensitivity, digital analog	7 3.5	
C/I for selectivity, digital analog	8 4	
Sensitivity, digital mode static ch (BER < 3%) ANALOG MODE (sinad >12Db)	- 110 (min.) - 116 (min.)	
Adjacent channel selectivity, digital analog	13 16*	
Alternate channel selectivity, digital analog	45 65*	
IMD attentuation selectivity, digital analog close spaced (60/120) analog wide spaced (330/660)	65 65* 70*	
Cascaded NF, digital analog	< 9.5 < 9.5	
Cascaded IIP 3, digital 120/240, 240/480 kHz analog 60/120 kHz analog 330/660 kHz	> -7.7 > -17* > -8*	
Available receiver gain digital/analog	85 (min.)	
RF front end gain control range, A G C 1 step	20	
1st IF gain control range, A G C 2 step	30	
R X 2nd IF gain control range, 8x6dB steps	42	
Min signal level at RX-ADC input @ sensitivity digital analog	-31 -25	
Input dynamic range	-1162.0	
Gain relative accuracy in receiving band **	2	
Gain absolute accuracy in receiving band **	4	

#### Table 25: RF Characteristics

## AMPS/TDMA 800 MHz Front End

Default vendor for 881.5MHz bandfilter is Murata, type 4146

#### Table 26: RX800 Front End Characteristics Ant to 1st Mixer

Parameter	MIN	ТҮР	МАХ	Unit/Notes
Diplexer input loss	0.35	0.4	0.45	dB
Duplexer input loss	2.5	3	4.1	dB
LNA gain: High gain mode Low gain mode	16 -4.5	16.5 -4	17.3 -3.8	dB dB
LNA noise figure*	1.4	1.7	2.3	dB
LNA 3rd order intercept (IIP3)*	-4	-3	-1.5	dBm
Bandfilter input loss	1.5	2	2.5	dB
Mixer gain*	6	7.5	8	dB
Mixer NF*	8	9	10.5	dB
Mixer IIP3*	4	4.5	5	dBm
Total:				
Gain	18.2	18.6	20	dB
Noise Figure	4.6	5.5	7	dB
3rd order intercept (IIP3)	-8.9	-7.5	-6.8	dBm
*see Safari spec/measurements				

#### Table 27: RF - IX Specification

Parameter	Minimum	Typical/ Nominal	Maximum	Unit/Notes
Total	·			
Power up time			0.1	ms
Noise figure, total			9.5	dB
3rd order input intercept point		-25		dBm
Max voltage gain, Mixer + 2nd IF (IF+2nd AGC max)	78.5			dB
Min voltage gain, Mixer + 2nd IF (IF+2nd AGC min.)			6	dB
Gain charge, Mixer+2nd IF		1.4	0.9	dB, temp -30+85 C
IQ mixers + AMP2				
RF input impedence differential		1.2		kohm/pF
RF input frequency range		135.54		MHz

#### PAMS Technical Documentation

Parameter	Minimum	Typical/ Nominal	Maximum	Unit/Notes
Conversion gain @ RI=1kohm	23.5	24	24.5	dB
IF AGC gain range (5x6 dB)	30			dB
IF AGC gain step (5 steps)		6		dB
IF AGC gain error relative to max gain	-0.5		+0.5	dB
AMP2 gain		18		dB
-3dB frequency	21	25	29	kHz
LPF: 4th order Chebysev				
LPF gain		0		dB
Corner frequency tuning range	14		17	kHz
Corner frequency tuning step			1	kHz
Attentuation @ 30 kHz *	24			dB
Attentuation @ 60 kHz *	55			dB
Attentuation @ 120 kHz *	80			dB
Attentuation @ 240 kHz *	60			dB
Attentuation @ >480 kHz *	40			dB
AGC				
AGC gain range	-6		36**	dB
AGC gain range step 7 steps		6		dB
AGC gain error relative to max gain	-0.5		+0.5	dB
Max IF/2nd IF buffer output level			3	V pp (differential)

## **Frequency Synthesizers**

NPC-1 synthesizer consists of three synthesizers, one UHF synthesizer and two VHF synthesizers. UHF synthesizer is based on integrated PLL and external UHF VCO, loop filter and VCTCXO. Its main goal is to achieve the channel selection for the dual mode. Due to the RX and TX architecture this UHF synthesizer is used for down conversion of the received signal and for final up conversion in transmitter. Frequency divider by two is integrated in Safari.

Two VHF synthesizers consists of: RX VHF Synthesizer includes integrated PLL and VCO and external loop filter and resonator. The output of RX-VHF PLL is used as LO signal for the second mixer in receiver. TX VHF Synthesizer includes integrated PLL and external amplifier, loop filter and resonator. The output of TX-VHF PLL is used as a LO signal for the IQ-modulator of the transmitter. See depicted block diagrams and synthesizer characteristics from synthesizer specification document [6].

## Transmitter

The transmitter RF architecture is up-conversion type (desired RF spectrum is low side injection) whit (RF-) modulation and gain control at IF. The IF frequency is 180.54MHz. The cellular band is 824.01-848.97MHz.

## Common IF

The RF-modulator is integrated with PGA (Programmable Gain Amplifier) and IF output buffer inside SAFARI\_T RFIC-chip (later as Safari). I- and Q-signals, that are output signals from BB-side SW IQ-modulator, have some filtering inside Safari before RF-modulation is performed. The required LO-signal from TXVCO is buffered with phase sifting in Safari. After modulation ( $\pi/4$  DQPSK or FM) the modulated IF signal is amplified in PGA.

#### Cellular Band

The maximum linear (balanced) IF signal level to  $50\Omega$  load is about -8 dBm.

For proper AMPS-mode receiver (duplex)sensitivity IF signal is filtered in strip-filter before up-conversion. The upconverter mixer is actually a mixer with LO and output driver being able to deliver about +6dBm linear output power. Note, that in this point, term linear means –33dB ACP. The required LO power is about –6dBm. The LO signal is fed from Safari.

Before power amplifier RF signal is filter in band filter. The typical insertion loss is about -2.7dB, and maximum less than -3.5dB. The input and output return losses are about -10dB.

Power amplifier is  $50\Omega/50\Omega$  module. It does not have own enable/disable control signal, but it can be enabled by bias voltage and reference bias current signals. The gain window is +27 to +31dB and linear output power is +30dBm (typical condition) with -28dB ACP. The nominal efficiency is 50%.

#### Power Control

For power monitoring there is a power detector module (PDM) build up from a coupler, a biased diode detector and an NTC resistor. RF signals are routed via this PDM. The RF isolation between couplers is sufficient not to loose filtering performance given by duplex filters.

The diode output voltage and NTC voltage are routed to BB A/D converters for power control purpose. The TX AGC SW takes samples from diode output voltage and compares that value to target value, and adjust BB I-and Q-signal amplitude and/or Safari PGA settings to keep power control in balance.

NTC voltage is used for diode temperature compensation and for thermal shut down when radio board's temperature exceeds  $+85^{\circ}$ C.

False TX indication is based on detected power measurement when carrier is not on.

The insertion loss of coupler is -0.42dB (max). Typical values for insertion loss is about -

0.2dB. The filtering performance of diplexer is taken in account in system calculations.

Signal levels

Power Level	PGA	Pout
2	3	25.5/27.3
3	5	-4dB
4	6	-4dB
5	7	-4dB
6	8	-4dB
7	9	-4dB
8	10	-4dB
9	11	-4dB
10	12	-4dB

Table 28: Typical Signal Levels

(For AMPS mode PL2 25.5 dBm, PL2 27.3 dBm for digital mode both bands)

#### Antenna Circuit

Here the antenna circuit stands for duplex filters and the diplexer. The cellular band duplex filter is band pass type SAW filter with typical insertion loss about –2.0dB. The insertion loss of the diplexer is-0.2 (max) and the typical value is about –0.1dB.

#### **RF** Performance

The output power tuning target for power level 2 after diplexer (or after switch for external RF) is +27.3dBm for  $\pi/4$  DQPSK type of modulation and +25.5dBm for FM type of modulation. Power levels downwards from PL2 are -4dB below next to highest power level, PL10 being -4.7dBm (and PL7 +6.5dBm with FM type of modulation). Modulation accuracy and ACP shall be within limits specified in IS-136/137.

#### Antenna

The NPC-1 antenna solution is an internal single resonance PIFA-antenna. In a single band transceiver, a SMD compatible through chip can be used.